

Application No. 10/665171 (Docket: CNTR.2213)  
37 CFR 1.111 Amendment dated 12/18/2006  
Reply to Office Action of 09/18/2006

### **AMENDMENTS TO THE SPECIFICATION**

Please delete the section entitled "SUMMARY OF THE INVENTION" in its entirety and substitute the following section therefor:

#### **SUMMARY OF THE INVENTION**

[0009] The present invention, among other applications, is directed to solving the above-noted problems and addresses other problems, disadvantages, and limitations of the prior art. The present invention provides a superior technique for ensuring the coherency of instructions in a present day microprocessor pipeline in the presence of conditions induced by pending or concurrently executed store operations. In one embodiment, an apparatus in a pipeline microprocessor is provided, for ensuring coherency of instructions within stages of the pipeline microprocessor. The apparatus includes instruction cache management logic and synchronization logic. The instruction cache management logic receives an address corresponding to a next instruction to be fetched, and detects that a part of a memory page corresponding to the next instruction to be fetched cannot be freely accessed without checking for coherency of the instructions within the part of the memory page and, upon detection, provides the address. The instruction cache management logic evaluates an instruction translation lookaside buffer (ITLB) entry corresponding to the address to detect that the part cannot be freely accessed. The synchronization logic receives the address from the instruction cache management logic. The synchronization logic directs data cache management logic to check for coherency of the instructions within the part of the memory page, and, if the instructions are not coherent within the part of the memory page, the synchronization logic directs the pipeline microprocessor to stall a fetch of the next instruction to be fetched until the stages of the pipeline microprocessor have executed all preceding instructions. The data cache management logic evaluates a data translation lookaside buffer (DTLB) entry corresponding to the address to detect that the instructions are not coherent within the part of the memory page.

[0011] Another aspect of the present invention comprehends a method in a pipeline microprocessor, for ensuring coherency of instructions within stages of the pipeline

Application No. 10/665171 (Docket: CNTR.2213)  
37 CFR 1.111 Amendment dated 12/18/2006  
Reply to Office Action of 09/18/2006

microprocessor. The method includes, within an instruction cache, detecting that a part of a memory page corresponding to a next instruction to be fetched cannot be freely accessed without checking for coherency of the instructions within the part of the memory page; directing logic within a data cache to check for coherency of the instructions within the part of the memory page; and, if the instructions are not coherent, stalling a fetch of the next instruction from the instruction cache until the stages of the pipeline microprocessor have executed all preceding instructions. The detecting includes evaluating an instruction translation lookaside buffer (ITLB) entry corresponding to an address for the next instruction. The directing includes evaluating a data translation lookaside buffer (DTLB) entry corresponding to the address for the next instruction.